Design for Testability in VLSI: Scan Design, ATPG, Built-In Self-Test, Fault Modeling, Test Compression, and Optimization

Prezzi da
12,52

In evidenza

CONFRONTA TUTTI I WEBSHOP (2)

Descrizione

Design for Testability in VLSI: Scan Design, ATPG, Built-In Self-Test, Fault Modeling, Test Compression, and Optimization

Description Descrizione
Product Specifications Specifiche del prodotto
Risultati correlati Risultati correlati
Next
Previous

Confronta i webshop (2)

Shop
Prezzo
Amazon Logo
12,52 €
Vai allo shop
Amazon Marketplace Logo
12,52 €
Vai allo shop
Descrizione (0)

Design for Testability in VLSI: Scan Design, ATPG, Built-In Self-Test, Fault Modeling, Test Compression, and Optimization

Specifiche del prodotto

Marchio Independently Published
EAN
  • 9798172968174

Morgan Kaufmann

VLSI Test Principles and Architectures: Design for Testability (Morgan Kaufmann Series in...

48,01 €
Confronta 2 negozi 2 negozi

Springer

Test and Design-for-Testability in Mixed-Signal Integrated Circuits (English Edition)

104,21 €
Confronta 2 negozi 2 negozi

Springer

High Performance Memory Testing: Design Principles, Fault Modeling and Self-Test (Frontiers in...

110,41 €
Confronta 2 negozi 2 negozi

Springer

Design-for-Test and Test Optimization Techniques for TSV-based 3D Stacked ICs (English Edition)

71,29 €
Confronta 2 negozi 2 negozi
Scelta in evidenza
12,52 €
Vai allo shop