Design for Testability in VLSI: Scan Design, ATPG, Built-In Self-Test, Fault Modeling, Test Compression, and Optimization

Prezzi da
14,50

Link sponsorizzati

CONFRONTA TUTTI I WEBSHOP (2)

Descrizione

Design for Testability in VLSI: Scan Design, ATPG, Built-In Self-Test, Fault Modeling, Test Compression, and Optimization

Description Descrizione
Product Specifications Specifiche del prodotto
Risultati correlati Risultati correlati
Next
Previous

Confronta i webshop (2)

Link sponsorizzati · Alcuni negozi ci pagano un compenso

Ordina per:

14,50 €

14,50 €

Descrizione (0)

Design for Testability in VLSI: Scan Design, ATPG, Built-In Self-Test, Fault Modeling, Test Compression, and Optimization

Specifiche del prodotto

Marchio Independently Published
EAN
  • 9798172968174

Morgan Kaufmann

VLSI Test Principles and Architectures: Design for Testability (Morgan Kaufmann Series in...

48,01 €
Confronta 2 negozi 2 negozi

Morgan Kaufmann

System-on-Chip Test Architectures: Nanometer Design for Testability (ISSN) (English Edition)

56,12 €
Confronta 2 negozi 2 negozi

Software Test Design Through Behavioral Modeling (English Edition)

8,20 €
Confronta 2 negozi 2 negozi

Dawood Khan

Kickass Landing Page Optimization - Design, Test & Tweak! (English Edition)

2,99 €
Confronta 2 negozi 2 negozi
Scelta in evidenza
14,50 €
Vai allo shop