Logic Design and Verification Using SystemVerilog (Revised)

Name: Logic Design and Verification Using SystemVerilog (Revised)
Brand: CREATESPACE
SKU: 9ffef8008a3efb3e727a5c190bb0a319

1/1

Prezzi da

62,28

In evidenza

Descrizione

Amazon Pagine: 336, Edizione: Revised, Copertina flessibile, CreateSpace Independent Publishing Platform

Per saperne di più

Confronta i webshop (2)

Shop

Prezzo

62,28 €

Vai allo shop

62,28 €

Vai allo shop

Descrizione (1)

Pagine: 336, Edizione: Revised, Copertina flessibile, CreateSpace Independent Publishing Platform

Per saperne di più

Marchio	CREATESPACE
EAN	9781523364022

Independently Published

The VLSI Verification Interview Handbook: SystemVerilog, UVM, AMBA and Modern SoC Design

Newnes

Digital Integrated Circuit Design Using Verilog and Systemverilog (English Edition)

CREATESPACE

RTL Modeling with SystemVerilog for Simulation and Synthesis: Using ASIC FPGA Design

Sutherland HDL, Inc.

RTL Modeling with SystemVerilog for Simulation and Synthesis: Using ASIC FPGA Design (English Edition)