SystemVerilog and UVM: A Comprehensive Guide to Constrained-Random Verification the Universal Methodology

Prezzi da
10,80

In evidenza

CONFRONTA TUTTI I WEBSHOP (2)

Descrizione

Amazon Pagine: 259, Copertina flessibile, Independently published
Description Descrizione
Product Specifications Specifiche del prodotto
Risultati correlati Risultati correlati
Next
Previous

Confronta i webshop (2)

Shop
Prezzo
Amazon Logo
10,80 €
Vai allo shop
Amazon Marketplace Logo
10,80 €
Vai allo shop
Descrizione (1)

Pagine: 259, Copertina flessibile, Independently published

Specifiche del prodotto

Marchio Independently Published
EAN
  • 9798191098784

Cadence Design Systems

A Practical Guide to Adopting the Universal Verification Methodology (UVM) (English Edition)

38,49 €
Confronta 2 negozi 2 negozi

Boston Light Press

the UVM Primer: A Step by Introduction to Universal Verification Methodology

41,77 €
Confronta 2 negozi 2 negozi

Independently Published

The VLSI Verification Interview Handbook: SystemVerilog, UVM, AMBA and Modern SoC Design

22,18 €
Confronta 2 negozi 2 negozi

Springer

SystemVerilog for Verification: A Guide to Learning the Testbench Language Features

69,54 €
Confronta 2 negozi 2 negozi
Scelta in evidenza
10,80 €
Vai allo shop