VLSI DESIGN and PHYSICAL IMPLEMENTATION ENGINEERING: Logic Synthesis Timing Closure Layout Optimization for High Density Chips
Confronta i webshop (1)
Shop
Prezzo
Pagine: 178, Copertina flessibile, Independently published