VLSI Logic SYNTHESIS: RTL-to-Gate-Level Design, Optimization, Technology Mapping, Timing Constraints, and Power-Aware Synthesis

Prezzi da
14,50

Link sponsorizzati

CONFRONTA TUTTI I WEBSHOP (2)

Descrizione

VLSI Logic SYNTHESIS: RTL-to-Gate-Level Design, Optimization, Technology Mapping, Timing Constraints, and Power-Aware Synthesis

Description Descrizione
Product Specifications Specifiche del prodotto
Risultati correlati Risultati correlati
Next
Previous

Confronta i webshop (2)

Link sponsorizzati · Alcuni negozi ci pagano un compenso

Ordina per:

14,50 €

14,50 €

Descrizione (0)

VLSI Logic SYNTHESIS: RTL-to-Gate-Level Design, Optimization, Technology Mapping, Timing Constraints, and Power-Aware Synthesis

Specifiche del prodotto

Marchio Independently Published
EAN
  • 9798194776740

Independently Published

VLSI PHYSICAL DESIGN: Floorplanning Placement Routing Clock Tree Synthesis Power Planning and Design Optimization

19,03 €
Confronta 2 negozi 2 negozi

Springer Nature

Digital Logic Design Using Verilog: Coding and Rtl Synthesis

105,21 €
Confronta 2 negozi 2 negozi

Springer-Verlag GmbH

Logic Minimization Algorithms for VLSI Synthesis: 2

177,95 €
Confronta 2 negozi 2 negozi

Independently Published

ASIC Design ENGINEERING: Digital Architecture RTL Verification Synthesis Physical Timing and Chip Implementation

11,56 €
Confronta 2 negozi 2 negozi
Scelta in evidenza
14,50 €
Vai allo shop